000 | 00587nam a22001817a 4500 | ||
---|---|---|---|
003 | inkolt | ||
005 | 20200821120006.0 | ||
008 | 200821s2012 ii ||||| |||| 00| 0 eng d | ||
082 |
_a621.38 _bYAD |
||
100 | 1 |
_aYadav, Vinay Kumar. _98487 |
|
245 | 1 | _aOptimization of symmetric DG-MOSFET and its application to VLSI logic circuits. | |
260 |
_aHamirpur : _bNational Institute of Technology, _c2012. |
||
300 | _axi, 61p. | ||
502 |
_bMaster of Technology _cEC-NITH _d2012 |
||
655 |
_aThesis or Dissertation _94 |
||
720 |
_aRana, Ashwani Kumar. _eGuide / Supervisor |
||
942 |
_cTD _n0 _w4 _x Amarjeet _y4 _z Amarjeet |
||
999 |
_c2253 _d2253 |