TY  - BOOK
AU  - Thamerci, Rajendra
TI  - Comprehensive design and verification of spi, spi memory, and ethernet communication protocols using system verilog and uvm
U1  - 621.31 
PY  - 2024///
CY  - Hamirpur
PB  - National Institute of Technology
ER  -