Normal view MARC view ISBD view

CMOS design trade offs in monolithic 3d ics / Asif Rais.

By: Rais, Asif

Material type: Text

TextPublisher: Hamirpur : National Institute of Technology, 2024Description: x, 78pDDC classification: 621.38 Dissertation note: Master of Technology, Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India - 177005. 2024 Guide / Supervisor: Kumar, Gagnesh

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Title notes ( 1 )
Comments ( 0 )

Item type	Current location	Call number	Status	Date due	Barcode
Thesis or Dissertation	Central Library	621.38 RAI (Browse shelf)	Available		TH-2407

Browsing Central Library shelves Close shelf browser

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.38 RAH Study on reduction of mutual coupling in an antenna system	621.38 RAI Capacity analysis of mimo system using orthogonal space-time block codes in inverse gaussian fading channels	621.38 RAI Comparative analysis of low power sram cells	621.38 RAI CMOS design trade offs in monolithic 3d ics /	621.38 RAJ Front-end amplifier for bio-medical signal acquisition	621.38 RAJ Deep reinforcement learning based dynamic multichannel access for heterogeneous wireless networks	621.38 RAJ Antlion optimizaed framework for neuromorphic computing	Next

Master of Technology, Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India - 177005. 2024

There are no comments on this title.

to post a comment.

कोहा @ रा.प्रौ.सं.ह. / KOHA @ NITH

CMOS design trade offs in monolithic 3d ics / Asif Rais.

By: Rais, Asif

Browsing Central Library shelves Close shelf browser