Normal view MARC view ISBD view

Performance analysis of full adder and subtractor using hybrid cmos memristor and adiabatic logic / Kush Thakur.

By: Thakur, Kush

Material type: Text

TextPublisher: Hamirpur : National Institute of Technology, 2024Description: xi, 61pDDC classification: 621.38 Dissertation note: Master of Technology, Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India - 177005. 2024 Guide / Supervisor: Rana, Ashwani Kumar

Tags from this library: No tags from this library for this title. Log in to add tags.

Average rating: 0.0 (0 votes)

Holdings ( 1 )
Title notes ( 1 )
Comments ( 0 )

Item type	Current location	Call number	Status	Date due	Barcode
Thesis or Dissertation	Central Library On Display	621.38 THA (Browse shelf)	Available		TH-2242

Browsing Central Library shelves, Shelving location: On Display Close shelf browser

Previous	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	No cover image available	Next
Previous	621.38 THA Spectrum access in multi-channel wireless systems using deep reinforcement learning	621.38 THA Design of straight flexure based shunt capacitive switch for x-band applications	621.38 THA Plant disease detection using machine learning and deep learning	621.38 THA Performance analysis of full adder and subtractor using hybrid cmos memristor and adiabatic logic /	621.38 TIW Design and comparitive analysis of 6t and 7t sram cells for improved t read and t write noise	621.38 TOM Design and analysis of 2-port mimo antenna array for sub-6ghz application	621.38 TRI Spectrum sensing and optimization in cognitive radio network	Next

Master of Technology, Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India - 177005. 2024

There are no comments on this title.

to post a comment.

कोहा @ रा.प्रौ.सं.ह. / KOHA @ NITH

Performance analysis of full adder and subtractor using hybrid cmos memristor and adiabatic logic / Kush Thakur.

By: Thakur, Kush

Browsing Central Library shelves, Shelving location: On Display Close shelf browser