Design, analysis and optimization of quadruple valued flip flop / Atishay Kaundal.

By: Kaundal, Atishay
Material type: TextTextPublisher: Hamirpur : National Institute of Technology, 2024Description: x, 32pDDC classification: 621.38 Dissertation note: Master of Technology, Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India - 177005. 2024 Guide / Supervisor: Kumar, Gagnesh
Tags from this library: No tags from this library for this title. Log in to add tags.
    Average rating: 0.0 (0 votes)
Supported by Central Library, NIT Hamirpur
Powered by KOHA