Design and analysis of ultra low power SRAM cache memory cell.
By: Goel, Ravi
Material type: TextPublisher: Hamirpur : National Institute of Technology, 2012Description: xvi, 86pGenre/Form: Thesis or Dissertation DDC classification: 621.38 Dissertation note: Master of Technology, Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India - 177005. 2012 Guide / Supervisor: Chandel, Rajeevan.Item type | Current location | Call number | Status | Date due | Barcode |
---|---|---|---|---|---|
Thesis or Dissertation | Electronics and Communication Engineering (Departmental Library) On Display | 621.38 GOE (Browse shelf) | Available | EC-DR-124 |
Master of Technology, Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India - 177005. 2012
There are no comments on this title.