Optimization of symmetric DG-MOSFET and its application to VLSI logic circuits.
By: Yadav, Vinay Kumar
Material type:![Text](/opac-tmpl/lib/famfamfam/BK.png)
No physical items for this record
Master of Technology, Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India - 177005. 2012
There are no comments on this title.