Design of reconfigurable multipliers for integer and galois field multiplication based on high speed adders.
By: Kumar V, Ramesh
Material type: TextPublisher: Hamirpur : National Institute of Technology, 2010Description: ix, 75pGenre/Form: Thesis or Dissertation DDC classification: 621.38 Dissertation note: Master of Technology, Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India - 177005. 2010 Guide / Supervisor: Soni, Surender KumarDaniel, Philemon.Item type | Current location | Call number | Status | Date due | Barcode |
---|---|---|---|---|---|
Thesis or Dissertation | Electronics and Communication Engineering (Departmental Library) On Display | 621.38 KUM (Browse shelf) | Available | EC-DR-35 |
Master of Technology, Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Himachal Pradesh, India - 177005. 2010
There are no comments on this title.