Normal view MARC view

Adluri, Rajesh (Personal Name)

Preferred form: Adluri, Rajesh

Machine generated authority record.

Work cat.: (OSt): Adluri, Rajesh., FPGA implementation of VLSI architecture for arithmetic coding., 2011.

Supported by Central Library, NIT Hamirpur
Powered by KOHA