Thamerci, Rajendra

Comprehensive design and verification of spi, spi memory, and ethernet communication protocols using system verilog and uvm / Rajendra Thamerci. - Hamirpur : National Institute of Technology, 2024 - x, 49p.



621.31 / THA
Supported by Central Library, NIT Hamirpur
Powered by KOHA